Download Print this page

Epson S1C31D50 Technical Instructions page 444

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

23.4. System Reset Controller (SRC) Characteristics
#RESET pin characteristics
Unless otherwise specified: V
Item
High level Schmitt input threshold voltage V
Low level Schmitt input threshold voltage
Schmitt input hysteresis voltage
Input pull-up resistance
Pin capacitance
Reset Low pulse width
POR/BOR characteristics
Unless otherwise specified: VDD = 1.8 to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C
Item
POR/BOR canceling voltage
POR/BOR detection voltage
POR/BOR hysteresis voltage
POR/BOR detection response time
POR/BOR operating limit voltage
POR/BOR reset request hold time
V
D
D
V
OP
RST
Vss
POR&BOR
X
REQ
reset request
t
RRQ
Note: When performing a power-on-reset again after the power is turned off, decrease the V
to V
OP or less.
RST
Reset hold circuit characteristics
Unless otherwise specified: V
Item
Reset hold time
*1
*1 Time until the internal reset signal is negated after the reset request is canceled.
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
= 1.8 to 5.5 V, V
= 0 V, Ta = -40 to 85 °C
DD
SS
Symbol
T+
V
T-
DV
T
R
IN
C
IN
t
SR
#RESET
V
T
Symbol
V
RST+
V
RST-
DV
RST
t
RST
V
OP
RST
t
RRQ
t
t
RST
RST
V
V
RST
RST
= 1.8 to 5.5 V, V
= 0 V, Ta = -40 to 85 °C
DD
SS
Symbol
t
RSTR
Seiko Epson Corporation
Condition
t
SR
Condition
t
RST
V
RST+
V
RST
V
REQ
t
RRQ
Indefinite (operating limit)
X
Condition
Min.
Typ.
Max.
0.5 × V
0.8 × V
DD
DD
0.2 × V
0.5 × V
DD
DD
180
100
270
500
15
5
V
T+
Min.
Typ.
Max.
1.41
1.75
1.25
1.55
40
60
20
0.5
0.95
0.01
4
V
RST+
OP
RST
V
OP
RST
X
REQ
t
RRQ
POR/BOR reset request
REQ
DD
Min.
Typ.
Max.
150
Unit
V
V
mV
kW
pF
µs
Unit
V
V
mV
µs
V
ms
X
voltage
Unit
µs
23-5

Advertisement

loading