Download Print this page

Epson S1C31D50 Technical Instructions page 144

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

Intermittent operation mode
SVD3 operates in intermittent operation mode when the SVD3CTL.SVDMD[1:0] bits are set to 0x1 to
0x3. In this mode, SVD3 turns on at an interval set using the SVD3CTL.SVDMD[1:0] bits to perform
detection operation and then it turns off while the SVD3CTL.MODEN bit is set to 1. During this
period, the latest detection results can be obtained by reading the SVD3INTF.SVDDT bit as necessary.
Furthermore, an interrupt or a reset can be generated when SVD3 has successively detected low
power supply voltage the number of times specified by the SVD3CTL.SVDSC[1:0] bits.
When the SVD3CTL.SVDMD[1:0] bits = 0x0 (continuous operation mode)
(1)
SVD3CTL.MODEN
SVD3 operating status
SVD3INTF.SVDDT
Low power supply voltage
detection interrupt
When the SVD3CTL.SVDMD[1:0] bits ≠ 0x0 (intermittent operation mode)
(2)
SVD3CTL.MODEN
SVD3 operating status
SVD3INTF.SVDDT
Low power supply voltage
detection interrupt
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
V
DD
V
DD
DET
VSVD : Level set using the SVD3CTL.SVDC[4:0] bits
: Voltage detection masking time
DET
: Voltage detection operation
Figure 11.4.2.1 SVD3 Operations
Seiko Epson Corporation
V
SVD
DET
V
SVD
DET
V
SVD
V
SVD
11-5

Advertisement

loading