Download Print this page

Epson S1C31D50 Technical Instructions page 298

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

T16B_nCCCTLm.
TOUTMD[2:0]
T16B_nCCCTLm
bits
.TOUTMT bit
0x7
0
1
0x6
0
1
0x5
0
1
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
Table 17.7.5 TOUT Generation Mode
TOUT generation mode and operations
Output
Count mode
signal
Reset/set mode
Up count mode
TOUTnm
Up/down count
mode
Down count
TOUTnm
mode
All count modes
TOUTnm
TOUTnm+
1
Toggle/set mode
Up count mode
TOUTnm
Up/down count
mode
Down count
TOUTnm
mode
All count modes
TOUTnm
TOUTnm+
1
Reset mode
All count modes
TOUTnm
All count modes
TOUTnm
TOUTnm+
1
Seiko Epson Corporation
Change in the signal
The signal becomes inactive by the MATCH
signal and it becomes active by the MAX signal.
The signal becomes inactive by the MATCH
signal and it becomes active by the ZERO signal.
The signal becomes inactive by the MATCHm
signal and it becomes active by the MATCHm+1
signal.
The signal becomes inactive by the
MATCHm+1 signal and it becomes active by the
MATCHm signal.
The signal is inverted by the MATCH signal
and it be- comes active by the MAX signal.
The signal is inverted by the MATCH signal
and it be- comes active by the ZERO signal.
The signal is inverted by the MATCHm signal
and it be- comes active by the MATCHm+1
signal.
The signal is inverted by the MATCHm+1 signal
and it be- comes active by the MATCHm signal.
The signal becomes inactive by the MATCH
signal.
T h e s i g n a l b e c o m e s in a c t i v e by t h e M
AT C H m o r MATCHm+1 signal.
The signal becomes inactive by the
MATCHm+1 or MATCHm signal.
17-33

Advertisement

loading