Download Print this page

Epson S1C31D50 Technical Instructions page 14

Cmos 32-bit single chip microcontroller
Hide thumbs Also See for S1C31D50:

Advertisement

1. Overview
1.1. Features
The S1C31D50 is a 32-bit ARM® Cortex®-M0+ MCU which integrates a specific hardware block called
the HW Processor. The HW Processor can perform 2ch Voice/Audio Play, Voice Speed Conversion, and
Self Memory Check without using any CPU resource. The S1C31D50 is suitable for home electronics,
white goods, and battery-based products which require voice and audio playback.
With the HW Processor, low memory footprint and multi-language support are achievable because of
its integrated high-compression algorithm for voice and audio.
Model
CPU
CPU core
Other
Embedded Flash memory
Capacity
Erase/program count
Other
Embedded RAMs
General-purpose RAM
Instruction cache
HW Processor
Sound Play FUNCTION
Sound Algorithm
Play channels
Sampling Frequency
Bitrate
Voice Speed Conversion
Self Memory Check FUNCTION
On Chip RAM Check
On Chip Flash check
External SPI-Flash Check
Sound DAC
Sampling Frequency
Serial interfaces
UART (UART3)
Synchronous serial interface (SPIA)
Quad synchronous serial interface (QSPI)
I
C (I2C)
2
DMA Controller (DMAC)
Number of channels
Data transfer path
Transfer mode
DMA trigger source
S1C31D50 TECHNICAL MANUAL
(Rev. 1.00)
Table 1.1.1 Features
ARM
32-bit RISC CPU core Cortex
®
Serial-wire debug ports (SW-DP) and a micro trace buffer (MTB) included
192K bytes (for both instructions and data)
1,000 times (min.) * When being programmed by the dedicated flash loader
On-board programming function
Flash programming voltage can be generated internally.
8K bytes + 14K bytes (when HW Processor is not active)
512 bytes
EPSON high quality & High compress algorithm
2ch mixing support(suitable for
15.625kHz, (suitable for background music + Voice play)
16/24/32/40 kbps
75% - 125% (5% step)
W/R Check, MARCH-C
Checksum, CRC
Checksum, CRC
15.625kHz
3 channels
Baud-rate generator included, IrDA1.0 supported
Open drain output, signal polarity, and baud rate division ratio are configurable.
Infrared communication carrier modulation output function
3 channels
2 to 16-bit variable data length
The 16-bit timer (T16) can be used for the baud-rate generator in master mode.
1 channel
Supports single, dual, and quad transfer modes.
Low CPU overhead memory mapped access mode that can directly read data from
the external flash memory with XIP (eXecute-In-Place) mode.
3 channels
Baud-rate generator included
4 channels
Memory to memory, memory to peripheral, and peripheral to memory
Basic, ping-pong, scatter-gather
UART3, SPIA, QSPI, I2C, T16B, ADC12A, and software
Seiko Epson Corporation
S1C31D50
-M0+
®
background music + Voice play
1-1

Advertisement

loading