NEC V850ES/F 3-L Series User Manual page 352

32-bit single-chip microcontroller
Table of Contents

Advertisement

Chapter 10
(1)
TAAnCE = 1
FFFFH
16-bit
counter
TAAnCCR0
CCR0 buffer
0000H
register
INTTAAnCC0
match interrupt
TAAnCCR1
CCR1 buffer
register 0000H
INTTAAnCC1
match interrupt
TOAAn0
TOAAn1
INTTAAnOV
TAAnOVF
Figure 10-24
Note
352
When TAAnCCS1 = 0, and TAAnCCS0 = 0 settings (interval function
description, compare function)
When TAAnCE = 1 is set, the 16-bit counter counts from 0000H to FFFFH and
the free-running count-up operation continues until TAAnCE = 0 is set.
In this mode, when a value is written to the TAAnCCR0 and TAAnCCR1
registers, they are transferred to the CCR0 buffer register and the CCR1 buffer
register (any time write mode). In this mode, no one-shot pulse is output even
when an one-shot pulse trigger is input. Moreover, when TAAnOEm = 1 is set,
TOAAnm performs toggle output upon a match between the 16-bit counter and
the CCRm buffer register.
D
00
D
10
D
00
D
00
D
10
D
10
Clear by writing 0 to TAAnOVF
Basic Operation Timing in Free-Running Mode
(TAAnCCS1 = 0, TAAnCCS0 = 0)
(TAAnOE0 = 1, TAAnOE1 = 1, TAAnOL0 = 0, TAAnOL1 = 0)
D00, D01: Setting values of TAAnCCR0 register (0000H to FFFFH)
D10, D11: Setting values of TAAnCCR1 register (0000H to FFFFH)
TOAAn0 output toggle width = (Setting values of TAAnCCR0 register) × (count
clock cycle)
TOAAn1 output toggle width = (Setting values of TAAnCCR1 register)
TOAAnm output goes high when counting is started.
m = 0, 1
User's Manual U18743EE1V2UM00
16-Bit Timer/Event Counter AA
D
11
D
00
Clear by writing 0 to TAAnOVF
D
01
D
11
D
01
D
01
D
11
D
11

Advertisement

Table of Contents
loading

Table of Contents