Revision History - Xilinx KCU105 User Manual

Pci express streaming data plane trd
Hide thumbs Also See for KCU105:
Table of Contents

Advertisement

Revision History

The following table shows the revision history for this document.
Date
Version
06/01/2017
2017.1
01/20/2017
2016.4
10/05/2016
2016.3
06/08/2016
2016.2
04/14/2016
2016.1
11/24/2015
2015.4
10/05/2015
2015.3
06/22/2015
2015.2
05/13/2015
2015.1
02/26/2015
2014.4.1
PCIe Streaming Data Plane TRD
UG920 (v2017.1) June 01, 2017
Released with Vivado Design Suite 2017.1. Updated
and
Figure 4-1
through
Figure 4-7
Released with Vivado Design Suite 2016.4 without changes from the previous
version.
Released with Vivado Design Suite 2016.3 without changes from the previous
version.
Released with Vivado Design Suite 2016.2 without changes from the previous
version.
Released with Vivado Design Suite 2016.1 without changes from the previous
version.
Released with Vivado Design Suite 2015.4 without changes from the previous
version.
Released with Vivado Design Suite 2015.3 with minor textual edits.
Updated for Vivado Design Suite 2015.2.
Figure 3-13
through
Figure 3-15
page
49, element buffer size changed from 512 bytes to 4096 bytes.
Figure 5-25
were updated.
Updated for Vivado Design Suite 2015.1. The TRD ZIP file changed to
rdf0307-kcu105-trd03-2015-1.zip. Updated Information about resource
utilization for the base design and the user extension design in
Table
1-2. Added details about Windows 7 driver support, setup, and test of the
reference design, updating these sections: Features, Computers, and
Directory
Structure. Added section
(Windows 7)
to
Chapter 2, Setup
and Troubleshooting in
Windows. Removed QuestaSim/ModelSim Simulator
information, because QuestaSim simulation is not supported in Vivado tool release
2015.1. Updated many figures and replaced
Updated
XDMA Driver Stack and Design in Chapter
was changed to traffic checker. Added
in
Windows.
Initial Xilinx release.
www.xilinx.com
Revision
Figure 3-2
(no changes to text).
Figure 3-1
and
Figure 3-2
were updated. In
Hardware SGL Prepare Block,
Install TRD Drivers on the Host Computer
and added
Appendix B, Recommended Practices
Figure
1-1,
Figure
5. In
Table
Appendix E, APIs Provided by the XDMA Driver
through
Figure 3-5
were replaced.
Figure 5-14
and
Table 1-1
and
Appendix A,
1-2, and
Figure
5-12.
C-3, traffic generator
2
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents