Xilinx KCU105 User Manual page 39

X-Ref Target - Figure 4-6
Figure 4-6: Base Design Vivado Simulation using the Vivado Simulator
5. To simulate the user extension Ethernet design enter:
$ vivado -source trd03_2x10g_xsim.tcl
This command opens the Vivado IDE, loads the block diagram, and adds the required
top file.
PCIe Streaming Data Plane TRD
UG920 (v2017.1) June 01, 2017
Chapter 4: Implementing and Simulating the Design
www.xilinx.com
UG920_c4_06_041117
39
Send Feedback