16.15 Baud Rate Settings
16.15.1 Bit rate setting conditions
Make sure that the settings are within the range of limit values for ensuring correct operation of the CAN
controller, as follows.
(a) 5TQ ≤ SPT (sampling point) ≤ 17 TQ
(b) 8 TQ ≤ DBT (data bit time) ≤ 25 TQ
(c) 1 TQ ≤ SJW (synchronization jump width) ≤ 4TQ
(d) 4 ≤ TSEG1 ≤ 16 [3 ≤ Setting value of TSEG1[3:0] ≤ 15]
(e) 1 ≤ TSEG2 ≤ 8 [0 ≤ Setting value of TSEG2[2:0] ≤ 7]
Remark:
652
Downloaded from
Elcodis.com
electronic components distributor
Chapter 16 FCAN Controller
SPT = TSEG1 + 1
DBT = TSEG1 + TSEG2 + 1TQ = TSEG2 + SPT
SJW ≤ DBT – SPT
TQ = 1/f
(f
: CAN protocol layer basic system clock)
TQ
TQ
TSEG1[3:0] (Bits 3 to 0 of CANn bit rate register (CnBTR))
TSEG2[2:0] (Bits 10 to 8 of CANn bit rate register (CnBTR))
User's Manual U16702EE3V2UD00