Features; Table 1-1: Product Versions - NEC V850E/RS1 User Manual

1.2 Features

• CPU
- core
- Number of instructions
- Minimum instruction execution time : 31.25 ns (during 32 MHz operations) for 3402
- General purpose registers
• Instruction set optimized for control operations:
- V850E
- Signed multiplication
(16 bits × 16 bits→ 32 bits or 32 bits × 32 bits → 64 bits): 1 to 2 clocks
- Saturated operation instructions (with overflow/underflow detection function)
- 32-bit shift instructions: 1 clock
- Bit manipulation instructions
- Load/store instructions with long/short format
- Signed load instructions
• Internal memory
Part Number
µPD70F3402
µPD70F3403
µPD70F3403A
• Power saving function
- 2 × IDLE (IDLE1/IDLE2), HALT, and STOP
• Clock generator
- f
XX
- f
XX
- f
XX
• Power supply voltage range
- 4.0 V to 5.5 V
- 4.0 V to 5.5 V
• Operating temperature
- µPD70F3403 and µPD70F3403A : T
- µPD70F3402
• Real-time pulse units:
- 16-bit timer/counter (Type TMQ)
- 16-bit timer/counter (Type TMP)
- 16-bit interval timer (type TMM)
- Watchdog timer
• Serial interface:
- UART/LIN
- CSIB
- CSI3
30
Downloaded from Elcodis.com electronic components distributor

Table 1-1: Product Versions

Internal Memory
Flash Memory (KB)
128
256
= f (f = 4 to 8 MHz)
X X
= f = 24 MHz, 32 MHz
PLL
= f = 24 MHz, 32 MHz, 40 MHz : PLL mode for µPD70F3403 and µPD70F34033A
PLL
: 24 MHz and 32 MHz max. for µPD70F3402
: 24 MHz, 32 MHz and 40 MHz max. for µPD70F3403 and µPD70F3403A
User's Manual U16702EE3V2UD00
Chapter 1 Introduction
: V850E
: 83
: 25 ns (during 40 MHz operations) for 3403 and 3403A
: 32 bits × 32 registers
CAN Interface (ch)
RAM (KB)
10
16
: direct mode
: PLL mode for µPD70F3402
= –40°C to +85°C @ f
A XX
: T = –40°C to +110°C @ f
A
: 2 channels
: 4 channels
: 1 channel
: 1 channel
: 2 channels
: 2 channels
: 2 channels
CPU speed
2 32 MHz (max.)
2 40 MHz (max.)
= 40 MHz max.
= 32 MHz max.
XX