Sony CXD5602 User Manual page 268

dummy
UTHRESH
LTHRESH
Upper
Detect
Lower
Detect
Comparator
Data Input
UTHRESH
LTHRESH
UCOUNT0
LCOUNT0
UCOUNT1
LCOUNT1
RISE_INT_EN
FALL_INT_EN
DELAY_SAMPLE_R
DELAY_SAMPLE_F
Figure SCU (Sensor Control Unit)-67 Excess Detection Operation (Two-step Cascade Connection)
In the two-step cascade connection, the first step of detection is called "Status Continuity Determination 0" and
the second step is called "Continuity Determination 1".
The following explains the details of interrupt occurrence conditions using Rise interrupt as an example.
Precondition:
... Number of status continuity of the top threshold of the status continuity determination 0
UCOUNT0
... Number of status continuity of the bottom threshold of the status continuity determination
LCOUNT0
0
... Number of status continuity of the top threshold of the status continuity determination 1
UCOUNT1
DELAY_SAMPLE_R ... Delay of Rise interrupt occurrence

When UCOUNT0==0, a Rise interrupt occurs regardless of the UCOUNT1/DELAY_SAMPLE_R setting
value.
When UCOUNT0 ≥ 1 and UCOUNT1==0 and DELAY_SAMPLE_R==0, a Rise interrupt occurs

immediately after the detection results of continuous match detection 0 changes to upper.
E.g.: When UCOUNT0=2/UCOUNT1=0/DELAY_SMAPLE_R=0, a Rise interrupt occurs when Upper data
is input two samples in a row.
When UCOUNT0 ≥ 1 and UCOUNT1 ≥ 1 and DELAY_SAMPLE_R==0, a Rise interrupt occurs when the

detection results of continuous match detection 0 changes to Upper, and the results of continuous match
detection 0 remain in upper state for UCOUNT1-1 samples.
Upper
status in
Lower
status in
Upper
Detect
Lower
Detect
Status
(Upper,
Lower)
Interrupt Signal
Generator
interrupt
－268/1010－
UCOUNT0
LCOUNT0
check the continuity of the status
No.1
Status
(Upper,
Lower)
CXD5602 User Manual
UCOUNT1
Upper
status in
Lower
status in
LCOUNT1
Upper
Detect
Lower
Detect
check the continuity of the status
No.2
Status
(Upper,
Lower)