Sony CXD5602 User Manual page 244


Random Access Partitions x 1
Each partition is assigned to regions divided within an SRAM having 40 KByte (32bit x 2048words + 32bit x
8192 words) space.
Power supply control of the FIFO SRAM can be performed from the PMU (Power Supply Control Unit) outside
the SCU.
A time stamp is attached to each data of the FIFO.
The FIFO data can be read out from the CPU, or from an external host via the HOSTIFC.
In accordance with the data size of the FIFO, handshake is performed with the DMAC outside the SCU, allowing
DMA transfer to be performed.
In accordance with the data size of the FIFO, an interrupt signal can be output.
(4) MATH_PROC functions for arithmetic processing of the sensor data
The following arithmetic processing can be executed in a programmable fashion.

Unsigned data/signed data conversion

Gain multiplication by each vector element

Offset addition by each vector element

Decimation

Multiplication processing with clipping

2nd order IIR filter

Normalization Processing

Excess Detection (Event)
(5) PWM function that is capable of external output
The SCU has eight channels of timers for the Pulse Width Modulation (PWM). Up to four of these channels can
be output to the external terminals for LED brightness adjustment as the PWM. Timers that are not used as PWMs
can be used as timers for the SCU clock reference.
The start timing can be synchronized between each channel of the timers.
The LPADC/HPADC can receive the conversion timing from the timers.
The signal output from the external terminal can be combined by AND or OR logic of the eight channels of output
signals.
－244/1010－
CXD5602 User Manual