7
7.1 Outline of Reset
The device is reset by applying a low-level signal to the RESET input pin. The device is gotten out
of a reset state by releasing the RESET input back high, upon which the reset vector entry address
is set in the Program Counter (PC) and the program starts executing from the reset vector entry.
7.2 Reset Operation
7.2.1 Reset at Power-on
When powering on the device, hold the RESET input low until its internal multiply-by-4 clock
generator becomes oscillating stably.
7.2.2 Reset during Operation
To reset the device during operation, hold the RESET input low for more than four clock periods of
XIN signal.
7.2.3 Reset Vector Relocation during Flash Rewrite
When placed in boot mode, the reset vector entry address is moved to the start address of the boot
program space (address H'8000 0000). For details, refer to Section 6.5, "Programming of Internal
Flash Memory."
_____
_____
_____
7-2
7.1 Outline of Reset
_____
RESET
Ver.0.10