Ml40X Specific Registers; Ml40X Board General Purpose I/O Registers - Xilinx ML40 Series User Manual

R

ML40x Specific Registers

The design also contains a number of register bits to control various items on the ML40x
such as the buttons and LEDs. See the EDK Processor IP Reference Guide at (<EDK Install
Directory>/doc/proc_ip_ref_guide.pdf) for more information about the GPIO.
Table 2-3
to the ML40x Embedded Processor Reference System.

ML40x Board General Purpose I/O Registers

Table 2-3
registers at address 0x90000000-0x90000004.
Table 2-3: GPIO Registers (Address 0x90000000-0x90000004)
ML40x EDK Processor Reference Design
UG082 (v5.0) June 30, 2006
through Table 2-8 contain information about control and status registers specific
(which spans to the next page) shows the standard set of GPIO data/direction
Bit(s)
0 (LSB) General Purpose LED 0
1 General Purpose LED 1
2 General Purpose LED 2
3 General Purpose LED 3
4 Center Directional LED
5 West Directional LED
6 South Directional LED
7 East Directional LED
8 North Directional LED
9 Center Directional Button
10 West Directional Button
11 South Directional Button
12 East Directional Button
13 North Directional Button
14 General Purpose DIP Switch 1 (ML401/ML402 only)
15 General Purpose DIP Switch 2 (ML401/ML402 only)
16 General Purpose DIP Switch 3 (ML401/ML402 only)
17 General Purpose DIP Switch 4 (ML401/ML402 only)
18 General Purpose DIP Switch 5 (ML401/ML402 only)
19 General Purpose DIP Switch 6 (ML401/ML402 only)
20 General Purpose DIP Switch 7 (ML401/ML402 only)
21 General Purpose DIP Switch 8 (ML401/ML402 only)
22 SMA "Input N" (ML401/ML403/ML405 only)
23 SMA "Input P"(ML401/ML403/ML405 only)
24 SMA "Output N"(ML401/ML403/ML405 only)
www.xilinx.com
ML40x Specific Registers
Description
29