R
OPB PS/2 Controller (Dual)
Overview
This module is an On-Chip Peripheral Bus (OPB) slave device that is designed to control
two PS/2 devices such as a mouse and keyboard. It utilizes the Xilinx Intellectual Property
InterFace (IPIF) to simplify its design. The OPB PS/2 Controller module generates
interrupts upon various transmit or receive conditions. This document assumes the user is
already familiar with the PS/2 interface protocol. Additional information about PS/2 ports
and peripherals is widely available on the Internet or through a computer hardware
reference manual.
Related Documents
The following documents provide additional information:
•
•
•
Features
•
•
ML40x EDK Processor Reference Design
UG082 (v5.0) June 30, 2006
IPIF Specification
IBM CoreConnect 64-Bit On-Chip Peripheral Bus: Architecture Specifications, V2.1
Virtex-4 Platform FPGAs (Data Sheets)
32-bit OPB slave utilizing a 32-bit IPIF Slave SRAM interface
Implements 8-bit read/write interface found in many PCs to control each PS/2 port
www.xilinx.com
Chapter 7
61