Precautions; Multiple Cpu Synchronous Interrupt Function - Mitsubishi Electric MELSEC Q Series User Manual

Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

14.2.3

Precautions

(1) When an interrupt event has already been notified at execution of the
QBF_WaitEvent function
When an interrupt event has already been notified from a programmable controller CPU or C Controller module
(another CPU) at the time of the QBF_WaitEvent function execution, the user program is restored from the
interrupt event waiting status at the same time with the QBF_WaitEvent function execution.
If multiple interrupt events have been notified with the same interrupt event No. at the time of the QBF_WaitEvent
execution, the user program processes them as a single interrupt event notification.
(2) When using the event notification function in multiple user programs
Do not set the same CPU No. and the same interrupt event No. on more than one program.
If such settings are specified, which user program will receive the interrupt event will be uncertain.
14.3

Multiple CPU Synchronous Interrupt Function

The multiple CPU synchronous interrupt is an interrupt issued in the same timing as the Motion CPU
(multiple CPU high speed transmission cycle = 0.88ms).
Creates a user program to be synchronized with the Motion CPU
synchronous interrupt event by the bus interface function (QBF_WaitMultiCPUSyncEvent function).
*1 :
Supported Motion CPUs are shown in the following table.
• Q172DCPU(-S1)
• Q173DCPU(-S1)
• Q172DSCPU
• Q173DSCPU
(1) Functions
The following shows the function(s) used for multiple CPU synchronous interrupt.
Function name
QBF_WaitMultiCPUSyncEvent
As the multiple CPU synchronous interrupt is a event notification function, it is not guaranteed that the user program with
QBF_WaitMultiCPUSyncEvent function operates in 0.88ms cycle.
Check the number of receptions from the number of interrupts acquired by the QBF_WaitMultiCPUSyncEvent function.
CHAPTER 14 FUNCTIONS USED BY MULTIPLE CPU SYSTEM
Q24DHC-V
Q24DHC-V
*1
Waits for a multiple CPU synchronous interrupt event notification.
Q24DHC-LS
Q24DHC-VG
Q24DHC-LS
Q24DHC-VG
and executed by waiting for a multiple CPU
Function
Q26DHC-LS
Q12DC-V
14
Q26DHC-LS
Q12DC-V
*1
control cycle
279

Advertisement

Table of Contents
loading

Table of Contents