Table 4-14. Timing0 Register; Table 4-15. Timing0 Fields; Clcdc Register Descriptions - Sharp LH79524 User Manual

Table of Contents

Advertisement

Color Liquid Crystal Display Controller

4.5.3 CLCDC Register Descriptions

4.5.3.1 Horizontal Timing Panel Control Register (TIMING0)
The TIMING0 Register controls:
• Horizontal Synchronization Pulse Width (HSW)
• Horizontal Front Porch (HFP) period
• Horizontal Back Porch (HBP) period
• Pixels-Per-Line (PPL)
BIT
FIELD
RESET
RW
BIT
FIELD
RESET
RW
ADDR
BIT
31:24
23:16
15:8
7:2
1:0
4-20

Table 4-14. TIMING0 Register

31
30
29
28
27
HBP
0
0
0
0
0
RW
RW
RW
RW
RW
15
14
13
12
11
HSW
0
0
0
0
0
RW
RW
RW
RW
RW

Table 4-15. TIMING0 Fields

NAME
Horizontal Back Porch
between the end of the LCDLP signal and the beginning of valid data. HBP can
HBP
be programmed for a delay of 1 to 256 pixel clock cycles.
HBP = (LCDDCLK periods) – 1
Horizontal Front Porch
between the end of valid data and the beginning of the LCDLP signal. HFP can
HFP
be programmed for a delay of 1 to 256 pixel clock cycles.
HFP = (LCDDCLK periods) – 1
Horizontal Synchronization Pulse Width HSW specifies the width of the
LCDLP signal, in LCDDCLK periods. In STN modes, this signal is referred to
as the 'line clock'. In TFT modes, this signal is referred to as the 'horizontal
HSW
synchronization pulse'.
HSW = (LCDDCLK periods) – 1
Pixels-Per-Line
LCD panel. The PPL value sets the number of pixel clocks that occur before
the value in the HFP bit field is applied (that is, before the LCDLP signal is
asserted). The PPL bit field is a 6-bit value that represents a number
PPL
corresponding to the actual pixels-per-line, which can range from 16 to 1,024. At
reset this field is 0, which corresponds to 16 actual pixels-per-line.
PPL = (Actual pixels-per-line/16) – 1
Actual pixels-per-line = 16 × (PPL + 1)
///
Reserved Reading returns 0. Write the reset value.
26
25
24
23
0
0
0
0
RW
RW
RW
RW
10
9
8
7
0
0
0
0
RW
RW
RW
RW
0xFFFF4000 + 0x00
DESCRIPTION
HBP specifies the number of LCDDCLK periods
HFP specifies the number of LCDDCLK periods
PPL specifies the number of pixels in each line of the
Version 1.0
LH79524/LH79525 User's Guide
22
21
20
19
18
HFP
0
0
0
0
0
RW
RW
RW
RW
RW
6
5
4
3
2
PPL
0
0
0
0
0
RW
RW
RW
RW
RW
17
16
0
0
RW
RW
1
0
///
0
0
RO
RO

Advertisement

Table of Contents
loading

This manual is also suitable for:

Lh79525

Table of Contents