GE B30 Communications Manual page 461

Universal relay family
Hide thumbs Also See for B30:
Table of Contents

Advertisement

CHAPTER 3: IEC 61850 COMMUNICATION
Data object
CDC
Semantics
name
Trouble
SPS
Trouble operand or LED.
The LED TROUBLE operand.
The SH STAT GND TRB OP operand.
Tx1
SPS
Transmit signal.
The DCUB TX1 operand.
The DUTT TX1 operand.
The HYBRID POTT TX1 operand.
The POTT1 TX1 operand.
The PUTT TX1 operand.
TxStop1
SPS
Transmit signal stop.
The DIR BLOCK1 TX1 STOP operand.
UnA1
SPS
Undercurrent pickup.
This operand operates when an open pole condition is detected due to
undercurrent in phase A, B, or C.
The OPEN POLE I< phase A/B/C operand.
UNotPrgm
SPS
The Product Setup > Installation > Relay Settings setting is not programmed.
The UNIT NOT PROGRAMMED operand.
UnV
SPS
Undervoltage pickup.
The LINE PICKUP UV PKP operand.
UpdateTms
ING
Periodic update time
UsrPrgmLED1
SPS
LED indication - User Programmable LED status. For enhanced and standard front
panels.
The LED USER 1 operand.
V1Src
CMV
V1 Voltage phasor.
SYNCHROCHECK 1 V1 voltage phasor, in primary volts.
V2Src
CMV
V2 Voltage phasor.
SYNCHROCHECK 1 V2 voltage phasor, in primary volts.
VabRMS
MV
Phase AB Voltage RMS. SRC 1 Phase AB Voltage RMS, in primary Volts.
VADmd
MV
Apparent power demand in VA.
SRC 1 DMD VA, in primary volt ampere.
VAMaxDmdDt
MV
Max apparent power demand in VA with associated date/time stamp. The ClcMth
cannot be used for MAX, as the time stamp definition of IEC 61850 is different
from UR.
SRC 1 DMD VA, in primary volt ampere, with associated date, SRC 1 DMD VA DATE.
VArDmd
MV
Reactive power demand in VAR.
SRC 1 DMD VAR, in primary volt ampere reactive.
VArMaxDmdDt
MV
Max reactive power demand in VAR with associated date/time stamp. The ClcMth
cannot be used for MAX, as the time stamp definition of IEC 61850 is different
from UR.
SRC 1 DMD VAR, in primary volt ampere reactive, with associated date, SRC 1
DMD VAR DATE.
VaRMS
MV
Phase A Voltage RMS.
SRC 1 Phase AG Voltage RMS, in primary volts.
Vaux
CMV
Auxiliary voltage (fourth input in a voltage AC bank).
SRC 1 Auxiliary Voltage phasor, in primary volts.
VauxRMS
MV
Auxiliary voltage RMS (fourth input in a voltage AC bank).
SRC 1 Auxiliary Voltage RMS, in primary volts.
VbcRMS
MV
Phase BC Voltage RMS.
SRC 1 Phase BC Voltage RMS, in primary Volts.
VbRMS
MV
Phase B Voltage RMS.
SRC 1 Phase BG Voltage RMS, in primary volts.
VcaRMS
MV
Phase CA Voltage RMS.
SRC 1 Phase CA Voltage RMS, in primary Volts.
VcRMS
MV
Phase A Voltage RMS.
SRC 1 Phase CG Voltage RMS, in primary volts.
VolLoc
CMV
Composite Voltage at the Local Terminal. Local Vcomp phasor, in primary volts.
UR FAMILY – COMMUNICATIONS GUIDE
MODEL IMPLEMENTATION CONFORMANCE STATEMENT (MICS)
Used in logical nodes...
SubHaPHIZ, LEDsIHMI
DCUB_PSCH, DUTT_PSCH,
HPOTT_PSCH, POTT_PSCH,
POTT1_PSCH, PUTT_PSCH
DCB_PSCH, DCB1_PSCH
LinPkpPIOC, OpnPlΘSCBR
LPHD
LinPkpPIOC
Master/LLN0
LEDsIHMI
SynChkRSYN
SynChkRSYN
ACsrcMMXU
DmdMtrMMTR
DmdMtrMMTR
DmdMtrMMTR
DmdMtrMMTR
ACsrcMMXU
ACsrcMMXN
ACsrcMMXN
ACsrcMMXU
ACsrcMMXU
ACsrcMMXU
ACsrcMMXU
VCompMMXU
3-223
3

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents