Output Timing; Figure 10.3 Timing Of Transfer Of Next Data Register Contents And Output (Example) - Hitachi H8/3062 Hardware Manual

Single-chip microcomputer h8/3062 series; h8/3062b series; h8/3062f-ztat series; h8/3064f-ztat series
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

10.3.2

Output Timing

If TPC output is enabled, NDRA/NDRB contents are transferred to PADR/PBDR and output
when the selected compare match event occurs. Figure 10.3 shows the timing of these operations
for the case of normal output in groups 2 and 3, triggered by compare match A.
φ
TCNT
GRA
Compare
match A signal
NDRB
PBDR
TP to TP
8
15

Figure 10.3 Timing of Transfer of Next Data Register Contents and Output (Example)

340
N
N + 1
N
n
m
m
n
n

Advertisement

Table of Contents
loading

Table of Contents