Timer Counters (16Tcnt) - Hitachi H8/3062 Hardware Manual

Single-chip microcomputer h8/3062 series; h8/3062b series; h8/3062f-ztat series; h8/3064f-ztat series
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

8.2.7

Timer Counters (16TCNT)

16TCNT is a 16-bit counter. The 16-bit timer has three 16TCNTs, one for each channel.
Channel
Abbreviation
0
16TCNT0
1
16TCNT1
2
16TCNT2
Bit
15
Initial value
0
Read/Write
R/W
Each 16TCNT is a 16-bit readable/writable register that counts pulse inputs from a clock source.
The clock source is selected by bits TPSC2 to TPSC0 in 16TCR.
16TCNT0 and 16TCNT1 are up-counters. 16TCNT2 is an up/down-counter in phase counting
mode and an up-counter in other modes.
16TCNT can be cleared to H'0000 by compare match with GRA or GRB or by input capture to
GRA or GRB (counter clearing function).
When 16TCNT overflows (changes from H'FFFF to H'0000), the OVF flag is set to 1 in TISRC of
the corresponding channel.
When 16TCNT underflows (changes from H'0000 to H'FFFF), the OVF flag is set to 1 in TISRC
of the corresponding channel.
The 16TCNTs are linked to the CPU by an internal 16-bit bus and can be written or read by either
word access or byte access.
Each 16TCNT is initialized to H'0000 by a reset and in standby mode.
240
Function
Up-counter
Phase counting mode: up/down-counter
Other modes: up-counter
14
13
12
11
0
0
0
0
R/W
R/W
R/W
R/W
R/W
10
9
8
7
6
0
0
0
0
0
R/W
R/W
R/W
R/W
5
4
3
2
0
0
0
0
R/W
R/W
R/W
R/W
R/W
1
0
0
0
R/W

Advertisement

Table of Contents
loading

Table of Contents