Port B Data Direction Register (Pbddr); Port B Data Register (Pbdr) - Hitachi H8/3062 Hardware Manual

Single-chip microcomputer h8/3062 series; h8/3062b series; h8/3062f-ztat series; h8/3064f-ztat series
Hide thumbs Also See for H8/3062:
Table of Contents

Advertisement

10.2.3

Port B Data Direction Register (PBDDR)

PBDDR is an 8-bit write-only register that selects input or output for each pin in port B.
Bit
PB DDR
7
Initial value
Read/Write
W
Port B is multiplexed with pins TP
be set to 1. For further information about PBDDR, see section 7.12, Port B.
10.2.4

Port B Data Register (PBDR)

PBDR is an 8-bit readable/writable register that stores TPC output data for groups 2 and 3, when
these TPC output groups are used.
Bit
PB
Initial value
0
Read/Write
R/(W)
Note:
*
Bits selected for TPC output by NDERB settings become read-only bits.
For further information about PBDR, see section 7.12, Port B.
328
7
6
5
PB DDR
PB DDR
6
5
0
0
0
W
W
to TP
15
7
6
5
PB
PB
7
6
0
0
*
R/(W)
*
R/(W)
4
3
PB DDR
PB DDR
4
3
0
0
W
W
Port B data direction 7 to 0
These bits select input or
output for port B pins
. Bits corresponding to pins used for TPC output must
8
4
3
PB
PB
5
4
3
0
0
*
R/(W)
*
R/(W)
Port B data 7 to 0
These bits store output data
for TPC output groups 2 and 3
2
1
PB DDR
PB DDR
2
1
0
0
W
W
2
1
PB
PB
2
1
0
0
*
R/(W)
*
R/(W)
*
0
PB DDR
0
0
W
0
PB
0
0
R/(W)
*

Advertisement

Table of Contents
loading

Table of Contents