Mitsubishi Electric MELSEC iQ-R Series User Manual page 675

Process cpu module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

No.
Name
SD81 to
Detailed
SD111
information 1
Data stored
Details
Detailed information 1
■SD82: Time (value set) (ms)
■SD83: Time (value set) (s)
■SD84: Time (actual measurement value) (ms)
■SD85: Time (actual measurement value) (s)
(24) Failure information
Failure information is system information.
(27) System switching information
■SD81: With or without specification
b0: System switching cause
b1: System switching instruction ID number
b2: Cause of system switching failure
b3: Control system/standby system transition
■SD82: System switching cause
1: Power-off, reset, hardware failure
2: Stop error
3: System switching request from a network module
16: System switching request by using the SP.CONTSW instruction
17: System switching request using an engineering tool
■SD83: System switching instruction ID number
■SD84: Cause of system switching failure
1: Tracking communications disabled
2: Tracking communication timeout
3: Stop error of the standby system
4: Operating status mismatch between both systems
5: Memory copy being executed
6: Online change being executed
7: A failure of a network module detected on the standby system
8: System switching being executed
9: A redundant function module being changed online
10: System switching disabled on the standby system by using the
11: Online module change being executed on a main base unit in a
■SD85: Control system/standby system transition
1: Control system  Standby system
2: Standby system  Control system
(37) Data type (tracking transfer) information
■SD81: With or without specification
b0: Data type
■SD82: Data type
b15
b0: Device data
b1: Label data
b2: Signal flow
b3: PID control instruction information
b4: SFC information (including step relay (S))
b5: System switching request
b6: Operation mode change request
b15: System data
0 is stored when each data is not sent, and 1 is stored when each
data is being sent in each bit.
b2
b1
b3
b0
DCONTSW instruction
redundant system with redundant extension base unit
b0
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
Appendix 5 List of Special Register Areas
Set by
(setting
timing)
S (Error)
A
APPX
673

Advertisement

Table of Contents
loading

Table of Contents