Indirect Specification - Mitsubishi Electric MELSEC iQ-R Series User Manual

Process cpu module
Hide thumbs Also See for MELSEC iQ-R Series:
Table of Contents

Advertisement

27.20

Indirect Specification

Specify the device using the indirect address of device. Store the indirect address of device to be specified into the device for
indirect specification, and write as "@ + Device for indirect specification".
SM402
ADRSET
M0
Besides, specifying a bit of a word device allows the indirect specification for the instruction that specifies bits.
SM402
ADRSET
M0
The indirect specification can be used in the device/label memory or refresh memory.
Indirect address of device
To specify, use the 32-bit data, and to hold the value, use the device of two words. The indirect address of the device can be
obtained with the ADRSET instruction. The ADRSET instruction specifies the indirect address of the device using instructions
that handle 32-bit data. For the ADRSET instruction, refer to the following.
 MELSEC iQ-R Programming Manual (CPU Module Instructions, Standard Functions/Function Blocks)
When the block or the file of the file register is switched through the RSET or QDRSET instruction, the indirect
address refers to the one of the block or the file before they are switched. To allow the indirect address in the
device for indirect specification to specify the block or file after the file register is switched, specify the
ADRSET instruction to obtain the indirect address again after block or file are switched.
Devices that can allow indirect specification
This section lists devices that can allow indirect specification.
Type
Devices that can allow indirect specification where
*1
@ is added
Device that can acquire the indirect address
through the ADRSET instruction
*1 Also can be used for the local device. (e.g.: @#D0)
*2 The indirect address of device can be obtained for the local device as well. (e.g.: ADRSET #D0 D100)
*3 Devices that cannot be used as operands of instructions cannot be used even when they are indirectly specified.
27 DEVICES
494
27.20 Indirect Specification
D0
D100
MOV
@D100
D1
Device for the indirect
specification
(D100, D101)
D0
D100
@D100.0
Bit specification of
the device specified
indirectly
Device
T, ST, C, D, W, SW, FD, SD, Un\G, Jn\W, Jn\SW, U3En\G, U3En\HG, R, ZR, RD
X, Y, M, L, B, F, SB, T, ST, C, D, W, SW, FX, FY, FD, SM, SD, R, ZR, RD
*2
Indirect
address
Device for the
indirect specification
1000H
(D100, D101)
(1)
Indirect
specification
Indirect
address
1000H
(1)
*3
(1) The indirect address of D0 is read
into D100, D101.
Device memory
(2) The indirect address is used to
indirectly specify D0.
D0
(2)
D100
1000H
D101
(1) The indirect address of D0 is read
Device
into D100, D101.
memory
D0.0
(2) The indirect address is used to
output at the 0th bit of D0 which
D0
was indirectly specified using the
indirect address.
(2)
D100
1000H
D101

Advertisement

Table of Contents
loading

Table of Contents