Next Data Enable Register A (Ndera); Next Data Enable Register B (Nderb) - Hitachi SH7032 Hardware Manual

11.2.5

Next Data Enable Register A (NDERA)

NDERA is an eight-bit read/write register that enables TPC output groups 1 and 0 (TP7–TP0) on a
bit-by-bit basis.
When the bits enabled for TPC output by NDERA generate the ITU compare match selected in the
TPC output control register, the value of the next data register A (NDRA) is automatically
transferred to the corresponding PBDR bits and the output value is updated. For disabled bits,
there is no transfer and the output value does not change. NDERA is initialized to H'00 by a reset.
It is not initialized in standby mode.
Bit:
Bit name:
Initial value:
R/W:
• Bits 7–0 (Next Data Enable 7–0 (NDER7–NDER0)): NDER7–NDER0 select
enabling/disabling for TPC output groups 1 and 0 (TP7–TP0) in bit units.
Bit 7–0: NDER7–NDER0
0
1
11.2.6

Next Data Enable Register B (NDERB)

NDERB is an eight-bit read/write register that enables TPC output groups 3 and 2 (TP15–TP8) on
a bit-by-bit basis.
When the bits enabled for TPC output by NDERB generate the ITU compare match selected in the
TPC output control register, the value of the next data register B (NDRB) is automatically
transferred to the corresponding PBDR bits and the output value is updated. For disabled bits,
there is no transfer and the output value does not change. NDERB is initialized to H'00 by a reset.
It is not initialized in standby mode.
Bit:
Bit name: NDER15 NDER14 NDER13 NDER12 NDER11 NDER10 NDER9 NDER8
Initial value:
R/W:
318
7 6
NDER7 NDER6 NDER5
0 0
R/W R/W
Description
Disables TPC outputs TP7–TP0 (transfer from NDR7–NDR0 to PB7–
PB0 is disabled)
Enables TPC outputs TP7–TP0 (transfer from NDR7–NDR0 to PB7–
PB0 is enabled)
7 6
0 0
R/W R/W
5 4
NDER4 NDER3
0 0
R/W R/W R/W
5 4
0 0
R/W R/W R/W
3 2 1
NDER2 NDER1 NDER0
0 0 0
R/W R/W
3 2 1
0 0 0
R/W R/W
0
0
R/W
(Initial value)
0
0
R/W