10.6.11 Note On Writing In Synchronizing Mode; 10.6.12 Note On Setting Reset-Synchronized Pwm Mode/Complementary Pwm Mode - Hitachi SH7032 Hardware Manual

10.6.11 Note on Writing in Synchronizing Mode

After synchronizing mode is selected, if TCNT is written by byte access, all 16 bits of all
synchronized counters assume the same value as the counter that was addressed.
Example: Figures 10.67 and 10.68 show byte write and word write when channels 2 and 3 are
synchronized
TCNT2 W
TCNT3 Y
Upper
byte
Figure 10.67 Byte Write to Channel 2 or Byte Write to Channel 3
TCNT2 W
TCNT3 Y
Upper
byte
Figure 10.68 Word Write to Channel 2 or Word Write to Channel 3

10.6.12 Note on Setting Reset-Synchronized PWM Mode/Complementary PWM Mode

When the CMD1 and CMD0 bits in TFCR are set, note the following.
1. Writes to CMD1 and CMD0 should be carried out while TCNT3 and TCNT4 are halted.
2. Changes of setting from reset-synchronized PWM mode to complementary PWM mode and
vice versa are prohibited. Set reset-synchronized PWM mode or complementary PWM mode
after first setting normal operation (clear CMD1 bit to 0).
Write A to upper
byte of channel 2
X
Z
Lower
Write A to lower
byte
byte of channel 3
X
Word write of AB
Z
for channel 2 or 3
Lower
byte
TCNT2 A
TCNT3 A
Upper
byte
TCNT2 Y
TCNT3 Y
Upper
byte
TCNT2 A
TCNT3 A
Upper
byte
X
X
Lower
byte
A
A
Lower
byte
B
B
Lower
byte
299