Dmac Vmebus Error; Dmac Parity Error - Motorola MVME162FX Programmer's Reference Manual

Embedded controller
Table of Contents

Advertisement

DMAC VMEbus Error

Description:
The DMAC experienced a VMEbus error during an attempted
transfer.
MPU Notification:
DMAC interrupt (when enabled).
Status:
The VME bit is set in the DMAC Status Register (address $FFF40048
bit 1).
Comments:
This indicates the DMAC attempted to access a VMEbus address at
which there was no resource or the VMEbus slave returned a BERR
signal.

DMAC Parity Error

Note
Description:
Parity error while the DMAC was reading DRAM.
MPU Notification:
DMAC interrupt (when enabled).
Status:
The DLPE bit is set in the DMAC Status Register (address
$FFF40048 bit 5).
Comments:
If the TBL bit is set (address $FFF40048 bit 2) the error occurred
during a command table access, otherwise the error occurred
during a data access.
The present MVME162FX models do not contain parity
DRAM.
Software Support Considerations
1
1-43

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents