Table of Contents
Advertisement
(11) Cautions on SBI mode
(a) Slave selection/non-selection is detected by match detection of the slave address received after bus release
(b) When detecting selection/non-selection without the use of interrupt with WUP = 0, do so by means of
(c) In the SBI mode, the BUSY signal is output until the falling of the next serial clock after the BUSY release
(d) For pins which are to be used for data input/output, be sure to carry out the following settings before serial
(e) The bus release signal or the command signal is acknowledged when the SCK0 line is in high level, and
www.DataSheet4U.com
CHAPTER 16 SERIAL INTERFACE CHANNEL 0 ( µ PD78014Y Subseries)
(RELD = 1).
For this match detection, match interrupt request (INTCSI0) of the address to be generated with WUP = 1
is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.
transmission/reception of the command preset by program instead of using the address match detection
method.
indication. If WUP = 1 is set by mistake during this period, BUSY will not be released. Thus, after releasing
BUSY, be sure to check that the SB0 (SB1) has become high level before setting WUP = 1.
transfer of the 1st byte after RESET input.
<1> Set the P25 and P26 output latches to 1.
<2> Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
<3> Reset the P25 and P26 output latches from 1 to 0.
the SB0 (SB1) line changes from low level to high level or from high level to low level. Thus, if the timing
at which bus changes deviates due to effects such as board capacity, it may be determined as the bus release
signal (or the command signal) even if data is sent. Therefore perform wiring carefully.
371
Advertisement
Table of Contents
