GE C2K Hardware Reference Manual page 99

Table of Contents

Advertisement

Bits
Field
4
GPIO4_INT_MSK
3
GPIO3_INT_MSK
2
GPIO2_INT_MSK
1
GPIO1_INT_MSK
0
GPIO0_INT_MSK
GPIO Clear Register
The GPIO Clear Register can directly deassert a corresponding line in the Data Register without
requiring a read-modify-write cycle.
Address offset:
0x4C
Access:
Write-only
Bits
Field
15
GPIO15_CLEAR
14
GPIO14_CLEAR
13
GPIO13_CLEAR
12
GPIO12_CLEAR
11
GPIO11_CLEAR
5-33
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Default
1
GPIO15 Interrupt Mask—blocks (masks) GPIO4 interrupt out-
put.
0 = enable interrupt
1 = disable (mask) interrupt
1
GPIO3 Interrupt Mask—blocks (masks) GPIO3 interrupt out-
put.
0 = enable interrupt
1 = disable (mask) interrupt
1
GPIO2 Interrupt Mask—blocks (masks) GPIO2 interrupt out-
put.
0 = enable interrupt
1 = disable (mask) interrupt
1
GPIO1 Interrupt Mask—blocks (masks) GPIO1 interrupt out-
put.
0 = enable interrupt
1 = disable (mask) interrupt
1
GPIO0 Interrupt Mask—blocks (masks) GPIO0 interrupt out-
put.
0 = enable interrupt
1 = disable (mask) interrupt
Default
-
GPIO15 Clear bit— asserts the GPIO15 line. Polarity of "clear" is
determined by the CPIO Control Register settings.
0 = does not affect the corresponding GPIO15 bit
1 = clear the corresponding GPIO15 bit
-
GPIO14 Clear bit— asserts the GPIO14 line. Polarity of "clear" is
determined by the CPIO Control Register settings.
0 = does not affect the corresponding GPIO14 bit
1 = clear the corresponding GPIO14 bit
-
GPIO13 Clear bit— asserts the GPIO13 line. Polarity of "clear" is
decremented by the CPIO Control Register settings.
0 = does not affect the corresponding GPIO13 bit
1 = clear the corresponding GPIO13 bit
-
GPIO12 Clear bit— asserts the GPIO12 line. Polarity of "clear" is
decremented by the CPIO Control Register settings.
0 = does not affect the corresponding GPIO12 bit
1 = clear the corresponding GPIO12 bit
-
GPIO11 Clear bit— asserts the GPIO11 line. Polarity of "clear" is
determined by the CPIO Control Register settings.
0 = does not affect the corresponding GPIO11 bit
1 = clear the corresponding GPIO11 bit
Description
Description
C2K User's Guide
Resources

Advertisement

Table of Contents
loading

Table of Contents