Glossary - Huawei 2288H V5 User Manual

Table of Contents

Advertisement

2288H V5 Server
User Guide
Mod
ule
Ultra
Path
Interc
onnec
t
OS
A.3 Glossary
B
Issue 04 (2018-09-04)
Feature
Intel UPI Link Level
Retry
Intel UPI Protocol
Protection via CRC
Core Disable for Fault
Resilient Boot (FRB)
Corrupt Data
Containment Mode
Socket disable for Fault
Resilient Boot (FRB)
Architected Error
Records
Error Injection Support
Machine Check
Architecture
eMCA: Gen2
Out-of-band (OOB)
access to MCA registers
BIOS Abstraction Layer
for Error Handling
BIOS-based Predictive
Failure Analysis (PFA)
Copyright © Huawei Technologies Co., Ltd.
Description
Provides a retry mechanism upon errors to improve
UPI reliability.
Provides cyclic redundancy check (CRC) protection
for UPI packets to improve system reliability.
Isolates a faulty CPU during startup to improve system
reliability and availability.
Identifies the memory storage unit that contains
corrupted data to minimize the impact on the running
programs and improve system reliability.
Isolates a faulty socket during startup to improve
system reliability.
With the enhanced machine check architecture
(eMCA) feature, the BIOS collects error information
from hardware registers in compliance with UEFI
specifications, sends the error information to the OS
over the APEI of the Advanced Configuration and
Power Interface (ACPI), and locates the error unit,
improving system availability.
Injects errors to verify various RAS features.
Provides software recovery for uncorrectable errors to
improve system availability.
Improves system availability.
The OBB system accesses MCA registers by using the
Platform Environment Control Interface (PECI). If a
fatal error occurs in the system, the out-of-band system
collects onsite data to facilitate fault analysis and
locating and improve system serviceability.
The BIOS processes errors and reports the error
information to the OS and 2288H V5 in compliance
with specifications to improve system serviceability.
The BIOS provides physical unit information for
DIMM errors, and the OS traces and predicts errors,
and isolates error memory pages.
A Appendix
280

Advertisement

Table of Contents
loading

This manual is also suitable for:

V100r005

Table of Contents