Table of Contents
Advertisement
Philips Semiconductors
2
I
C INTERFACE
Table 5: Slave Transmitter Mode
Status
code
Status of the
2
(I2STAT)
I
C-bus hardware
Own SLA+R has
A8h
been received; ACK
has been returned
Arbitration lost in
SLA+R/W as
B0h
master; Own SLA+R
has been received,
ACK has been
returned
Data byte in I2DAT
has been
B8H
transmitted; ACK
has been received
Data byte in I2DAT
has been
C0H
transmitted; NACK
has been received
2003 Dec 8
Application software response
to/from I2DAT
STA
Load data byte or
x
load data byte
x
Load data byte or
x
load data byte
x
Load data byte or
x
load data byte
x
No I2DAT action or
0
no I2DAT action or
0
no I2DAT action or
1
no I2DAT action
1
to I2CON
STO
SI
AA
Last data byte will be transmitted and ACK
0
0
0
bit will be received
Data byte will be transmitted; ACK will be
0
0
1
received
Last data byte will be transmitted and ACK
0
0
0
bit will be received
Data byte will be transmitted;
0
0
1
ACK bit will be received
Last data byte will be transmitted and ACK
0
0
0
bit will be received
Data byte will be transmitted; ACK will be
0
0
1
received
Switched to not addressed SLA mode; no
0
0
0
recognition of own SLA or General call
address.
Switched to not addressed SLA mode; Own
0
0
1
slave address will be recognized; General
call address will be recognized if I2ADR.0=1.
Switched to not addressed SLA mode; no
recognition of own SLA or General call
0
0
0
address. A START condition will be
transmitted when the bus becomes free.
Switched to not addressed SLA mode; Own
slave address will be recognized; General
call address will be recognized if I2ADR.0=1.
0
0
1
A START condition will be transmitted when
the bus becomes free.
77
User's Manual - Preliminary -
P89LPC920/921/922
2
Next action taken by I
C
hardware
Advertisement
Table of Contents
