Table of Contents
Advertisement
Port A Data Register (PADR): PADR is an 8-bit readable/writable register that stores data for
pins PA
to PA
.
7
0
Bit
PA
Initial value
Read/Write
R/W
When a bit in PADDR is set to 1, if port A is read the value of the corresponding PADR bit is
returned directly. When a bit in PADDR is cleared to 0, if port A is read the corresponding pin
level is read.
PADR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its previous setting.
When port A pins are used for TPC output, PADR stores output data for TPC output groups 0 and
1. If a bit in the next data enable register (NDERA) is set to 1, the corresponding PADR bit cannot
be written. In this case, PADR can be updated only when data is transferred from NDRA.
168
7
6
PA
PA
7
6
0
0
R/W
R/W
5
4
PA
PA
5
4
0
0
0
R/W
R/W
Port A data 7 to 0
These bits store data for port A pins
3
2
PA
PA
3
2
0
0
R/W
R/W
1
0
PA
1
0
0
R/W
Advertisement
Table of Contents
