Sra — Shift Right Arithmetic - Samsung S3F84B8 User Manual

S3F84B8_UM_REV 1.00
6.3.65 SRA — SHIFT RIGHT ARITHMETIC
dst
SRA
dst (7)  dst (7)
Operation:
C  dst (0)
dst (n)  dst (n + 1), n = 0–6
An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the
LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit
position 6.
C: Set if the bit shifted from the LSB position (bit zero) is "1".
Flags:
Z: Set if the result is "0"; cleared otherwise.
S: Set if the result is negative; cleared otherwise.
V: Always cleared to "0".
D: Unaffected.
H: Unaffected.
Format:
opc
Given register 00H = 9AH, register 02H = 03H, register 03H = 0BCH, and C = "1":
Examples:
SRA
SRA
In the first example, if general register 00H contains the value 9AH (10011010B), the statement
"SRA 00H" shifts the bit values in register 00H right one bit position. Bit zero ("0") clears the C
flag and bit 7 ("1") is then shifted to bit 6 position (bit 7 remains unchanged). This leaves the value
0CDH (11001101B) in destination register 00H.
C
dst
00H Register 00H = 0CD, C = "0"
@02H Register 02H = 03H, register 03H = 0DEH, C = "0"
7 6 0
Bytes
2
6-77
6 INSTRUCTION SET
Cycles Opcode
(Hex)
4 D0
4 D1
Addr Mode
dst
R
IR