Fcop Reserved Unused Bits—Fcsr Bits 1, 3, 9, 13; Fcop Reserved Used Bits—Fcsr Bits 2, 6, 7 - Motorola DSP56305 User Manual

24-bit digital signal processor
Table of Contents

Advertisement

12.4.6.7
FCOP Data Input Buffer Empty (FDIBE)—FCSR Bit 14
The FCOP Data Input Buffer Empty (FDIBE) read-only status bit indicates, when set,
that the FCOP Data Input Buffer (or Register, FDIR) is empty and the DSP can write data
to it. FDIBE is set when all four FDIR locations are empty. For proper operation, data
should be written to FDIR only if FDIBE is set. Writing to FDIR clears FDIBE. FDIBE is
also cleared by hardware, software, or FCOP individual reset. When FCOP is enabled
(by setting FEN), FDIBE is set indicating that FDIR is empty. When FDIBE is set and the
interrupt is enabled (FDIIE is also set), FCOP generates a Data Input Buffer Empty
Interrupt request to the DSP56300 core. A DMA request is always generated when
FDIBE is set, but a DMA transfer only takes place if a DMA channel is activated and
allocated for FCOP Data Input Buffer Empty (FDIBE is set).
12.4.6.8
FCOP Data Output Buffer Full (FDOBF)—FCSR Bit 15
The FCOP Data Output Buffer Full (FDOBF) read-only status bit indicates, when set, that
the Data Output Buffer (FDOR) is full and the DSP can read data from FDOR. FDOBF is
set when a result from FMAC is transferred to FDOR. For proper operation, data should
be read from FDOR only if FDOBF is set. Reading FDOR clears FDOBF. FDOBF is also
cleared by hardware, software, or FCOP individual reset. When FDOBF is set and the
interrupt is enabled (FDOIE is also set), FCOP generates a Data Output Buffer Full
Interrupt request to the DSP56300 core. A DMA request is always generated when
FDOBF is set, but a DMA transfer only takes place if a DMA channel is activated and
allocated for FCOP Data Output Buffer Full (FDOBF is set).
12.4.6.9
FCOP Reserved Unused Bits—FCSR Bits 1, 3, 9, 13
These bits are reserved and unused. They read as zeroes and should be written with zero
for future compatibility.
12.4.6.10
FCOP Reserved Used Bits—FCSR Bits 2, 6, 7
These bits are reserved for internal testing and debugging. They must be written with
zeroes for proper operation.
MOTOROLA
DSP56305 User's Manual
Filter Co-Processor
Programming Model
12-13

Advertisement

Table of Contents
loading

Table of Contents