Philips LPC213 Series User Manual page 153

Philips Semiconductors
Volume 1
Table 128: SPI Control Register (S0SPCR - address 0xE002 0000) bit description
Bit
6
7
11:8
15:12
12.4.2 SPI Status Register (S0SPSR - 0xE002 0004)
The S0SPSR register controls the operation of the SPI0 as per the configuration bits
setting.
Table 129: SPI Status Register (S0SPSR - address 0xE002 0004) bit description
Bit
2:0
3
4
User manual
Symbol Value Description
LSBF LSB First controls which direction each byte is shifted
when transferred.
0 SPI data is transferred MSB (bit 7) first.
1 SPI data is transferred LSB (bit 0) first.
SPIE Serial peripheral interrupt enable.
0 SPI interrupts are inhibited.
1 A hardware interrupt is generated each time the SPIF or
MODF bits are activated.
BITS When bit 2 of this register is 1, this field controls the
number of bits per transfer:
1000 8 bits per transfer
1001 9 bits per transfer
1010 10 bits per transfer
1011 11 bits per transfer
1100 12 bits per transfer
1101 13 bits per transfer
1110 14 bits per transfer
1111 15 bits per transfer
0000 16 bits per transfer
- Reserved, user software should not write ones to
reserved bits. The value read from a reserved bit is not
defined.
Symbol Description
- Reserved, user software should not write ones to reserved bits.
The value read from a reserved bit is not defined.
ABRT Slave abort. When 1, this bit indicates that a slave abort has
occurred. This bit is cleared by reading this register.
MODF Mode fault. when 1, this bit indicates that a Mode fault error has
occurred. This bit is cleared by reading this register, then writing
the SPI0 control register.
Rev. 01 — 24 June 2005
UM10120
Chapter 12: SPI
Reset
value
0
0
0000
NA
Reset value
NA
0
0
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
153