Mitsubishi Electric MELSEC-A0J2H Series Handbook page 180

Table of Contents

Advertisement

10
REPLACING THE SPECIAL FUNCTION MODULE
(b) Functional comparisons
Item
Preset is to overwrite counter current values
to any values (initial values). The A0J2-
D61S1 has no memory internal latch function,
so if the power supply turns OFF or the CPU
is reset, the D61S1 memory (counter values,
current values, setting values, preset values)
Preset function
are initialized. Depending on the continuous
work flow, the present counter value (present
value) is stored in the CPU's data register,
and when the next work is started, the stored
data register values can be used as presets
from which to continue counting.
Disable is disallowed, meaning enable is
possible. If the sequencer I/O signal
allocation in the count enable signal is ON,
the A0J2-D61S1 count starts. If voltage is
Disable function
applied to the (CH1=Y14,CH2=Y1B) external
input terminal's DIS (disable) terminal, the
D61S1 count is stopped, so this can be used
via external input to start or stop a count
without relation to scan time.
Depending on the settings when the ring
counter setting switch on the A0J2-D61S1
Ring counter function
circuit board is ON, the counter values and
similar settings are automatically preset. This
function is used in cyclic controls.
Linear counter function
It is possible for the A0J2-D61S1 to output
(open collector output) counter coincidence
signals (counter values and similar setting
values are ON) as external output to an
Coincidence output
external terminal. To output a counter
function
coincidence signal to an external terminal
block, the coincidence signal output enable
command (CH1=Y12, CH2=Y19), which is
assigned to a programmable controller I/O
signal, must be ON.
Coincidence detection
interrupt function
Latch counter function
Sampling counter
function
Cycle pulse counter
function
10
- 17
A0J2-D61S1
Any value can be overwritten to the counter's
present values.
Count is stopped.
Any set value is returned to perform a count.
Detects a count range overflow.
A signal is output when any set value
coincides with the present value.
During coincidence detection, a
programmable controller CPU interrupt
request is issued.
The present value when a signal is input is
latched.
The input pulses are counted for the set
sampling time.
For each specified cycle time, the present
value and previous value are each stored in
the present value and previous value.
: Compatible,
Compat-
QD62/QD62-H02
ibility
: Partially changed, × : Incompatible
Precautions for
replacement

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec q series

Table of Contents