Table of Contents
Advertisement
13.1 Features
13.2 Description
The SSP is a Synchronous Serial Port (SSP) controller capable of operation on a SPI,
4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus.
Only a single master and a single slave can communicate on the bus during a given data
transfer. Data transfers are in principle full duplex, with frames of 4 to 16 bits of data
flowing from the master to the slave and from the slave to the master. In practice it is often
the case that only one of these data flows carries meaningful data.
Table 146: SSP pin descriptions
Pin Name Type
SCK1
I/O
User manual
UM10161
Chapter 13: SSP Controller (SPI1)
Rev. 01 — 12 January 2006
•
Compatible with Motorola SPI, 4-wire TI SSI, and National Semiconductor Microwire
buses
•
Synchronous serial communication
•
Master or slave operation
•
8-frame FIFOs for both transmit and receive
•
4 to 16 bits frame
Interface pin name/function
SPI
SSI
Microwire
SCK
CLK
SK
Rev. 01 — 12 January 2006
Pin Description
Serial Clock. SCK/CLK/SK is a clock signal used to
synchronize the transfer of data. It is driven by the master
and received by the slave. When SPI interface is used the
clock is programmable to be active HIGH or active LOW,
otherwise it is always active HIGH. SCK1 only switches
during a data transfer. Any other time, the SSP either holds
it in its inactive state, or does not drive it (leaves it in HIGH
impedance state).
User manual
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
166
Advertisement
Chapters
Table of Contents
