Motorola DSP56309 User Manual page 336

24-bit digital signal processor
Table of Contents

Advertisement

M_RWU
EQU
6
M_WOMS
EQU
7
M_SCRE
EQU
8
M_SCTE
EQU
9
M_ILIE
EQU
10
M_SCRIE EQU
11
M_SCTIE EQU
12
M_TMIE
EQU
13
M_TIR
EQU
14
M_SCKP
EQU
15
M_REIE
EQU
16
;
SCI Status Register Bit Flags
M_TRNE
EQU
0
M_TDRE
EQU
1
M_RDRF
EQU
2
M_IDLE
EQU
3
M_OR
EQU
4
M_PE
EQU
5
M_FE
EQU
6
M_R8
EQU
7
;
SCI Clock Control Register
M_CD
EQU
$FFF
M_COD
EQU
12
M_SCP
EQU
13
M_RCM
EQU
14
M_TCM
EQU
15
B.4
ESSI EQUATES
;------------------------------------------------------------------------
;Enhanced Synchronous Serial Interface (ESSI) Equates
;------------------------------------------------------------------------
;
Register Addresses Of SSI0
M_TX00
EQU
$FFFFBC
M_TX01
EQU
$FFFFBB
M_TX02
EQU
$FFFFBA
M_TSR0
EQU
$FFFFB9
M_RX0
EQU
$FFFFB8
M_SSISR0 EQU
$FFFFB7
M_CRB0
EQU
$FFFFB6
M_CRA0
EQU
$FFFFB5
M_TSMA0 EQU
$FFFFB4
M_TSMB0 EQU
$FFFFB3
MOTOROLA
; Receiver Wakeup Enable
; Wired-OR Mode Select
; SCI Receiver Enable
; SCI Transmitter Enable
; Idle Line Interrupt Enable
; SCI Receive Interrupt Enable
; SCI Transmit Interrupt Enable
; Timer Interrupt Enable
; Timer Interrupt Rate
; SCI Clock Polarity
; SCI Error Interrupt Enable (REIE)
; Transmitter Empty
; Transmit Data Register Empty
; Receive Data Register Full
; Idle Line Flag
; Overrun Error Flag
; Parity Error
; Framing Error Flag
; Received Bit 8 (R8) Address
; Clock Divider Mask (CD0-CD11)
; Clock Out Divider
; Clock Prescaler
; Receive Clock Mode Source Bit
; Transmit Clock Source Bit
; SSI0 Transmit Data Register 0
; SSIO Transmit Data Register 1
; SSIO Transmit Data Register 2
; SSI0 Time Slot Register
; SSI0 Receive Data Register
; SSI0 Status Register
; SSI0 Control Register B
; SSI0 Control Register A
; SSI0 Transmit Slot Mask Register A
; SSI0 Transmit Slot Mask Register B
DSP56309UM/D
Equates
B-5

Advertisement

Table of Contents
loading

Table of Contents