Table of Contents
Advertisement
(a) When ACK signal is output at 9th clock of SCK0
SIO0
6
7
SCK0
SB0/SB1
D2
D1
ACKD
(b) When ACK signal is output after 9th clock of SCK0
SIO0
6
7
SCK0
SB0/SB1
D2
D1
ACKD
(c) Clear timing when transfer start is instructed during BUSY
SIO0
6
7
SCK0
SB0/SB1
D2
D1
ACKD
6
7
SCK0
SB0/SB1
D2
D1
BSYE
CHAPTER 13 SERIAL INTERFACE CHANNEL 0
Figure 13-23. ACKD Operations
8
9
D0
ACK
8
9
D0
8
9
D0
Figure 13-24. BSYE Operation
8
9
D0
When BSYE = 1 at this point
User's Manual U11302EJ4V0UM
Transfer start
instruction
Transfer start
Transfer start
instruction
ACK
Transfer start
instruction
ACK
BUSY
ACK
BUSY
If reset during this period and
BSYE = 0 at the falling edge of SCK0
Transfer start
D7
D6
239
Advertisement
Table of Contents
