Hitachi H8S/2646 Hardware Manual page 35

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

Item
Watchdog timer
(WDT) 2 channels
Serial communica-
tion interface (SCI)
2 channels
(SCI0 and SCI1)
H8S/2646,
H8S/2646R,
H8S/2645
Serial communica-
tion interface (SCI)
3 channels
(SCI0, SCI1, and
SCI2)
H8S/2648,
H8S/2648R,
H8S/2647
Hitachi controller
area network
(HCAN) 1 channels
A/D converter
Motor control PWM
timer (PWM)
LCD controller/driver
(LCDC)
I/O ports
Specification
Watchdog timer or interval timer selectable
Operation using sub-clock supported (WDT1 only)
Asynchronous mode or synchronous mode selectable
Multiprocessor communication function
Smart card interface function
CAN: Ver. 2.0B compliant
Buffer size: 15 transmit/receive messages, transmit only one message
Filtering of receive messages
Resolution: 10 bits
Input: 12 channels
High-speed conversion: 13.3 µs minimum conversion time
(at 20 MHz operation)
Single or scan mode selectable
Sample and hold circuit
A/D conversion can be activated by external trigger or timer trigger
Maximum of 16 10-bit PWM outputs
Eight outputs with two channels each built in
Duty settable between 0% and 100%
Automatic transfer of buffer register data supported
Block transfer and one-word data transfer supported using DTC
24 segments and 4COM
40 segments and 4COM
Display LCD RAM (8 bits × 20 bytes (160 bits)
Segment output pins may be selected four at a time as ports
On-chip power supply division resistor
Notes: *1 In the H8S/2646, H8S/2646R, and H8S/2645.
*2 In the H8S/2648, H8S/2648R, and H8S/2647.
92 I/O pins, 16 input-only pins
* 1
* 2
3

Advertisement

Table of Contents
loading

Table of Contents