Software Protection - Hitachi H8S/2646 Hardware Manual

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

20.8.2

Software Protection

Software protection can be implemented by setting the SWE bit in FLMCR1, erase block register
1 (EBR1), erase block register 2 (EBR2), and the RAMS bit in the RAM emulation register
(RAMER). When software protection is in effect, setting the P or E bit in flash memory control
register 1 (FLMCR1), does not cause a transition to program mode or erase mode. (See table 20-
8.)
Table 20-8 Software Protection
Item
SWE bit protection
Block specification
protection
Emulation protection •
690
Description
Setting bit SWE in FLMCR1 to 0 will place
area H'000000 to H'01FFFF in the
program/erase-protected state. (Execute
the program in the on-chip RAM, external
memory)
Erase protection can be set for individual
blocks by settings in erase block register 1
(EBR1) and erase block register 2 (EBR2).
Setting EBR1 and EBR2 to H'00 places all
blocks in the erase-protected state.
Setting the RAMS bit to 1 in the RAM
emulation register (RAMER) places all
blocks in the program/erase-protected
state.
Functions
Program
Erase
Yes
Yes
Yes
Yes
Yes

Advertisement

Table of Contents
loading

Table of Contents