Hitachi H8S/2646 Hardware Manual page 885

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

Table A-7
Condition Code Modification
Instruction
H
N
ADD
ADDS
— — — — —
ADDX
AND
ANDC
BAND
— — — —
Bcc
— — — — —
BCLR
— — — — —
BIAND
— — — —
BILD
— — — —
BIOR
— — — —
BIST
— — — — —
BIXOR
— — — —
BLD
— — — —
BNOT
— — — — —
BOR
— — — —
BSET
— — — — —
BSR
— — — — —
BST
— — — — —
BTST
— —
BXOR
— — — —
CLRMAC
— — — — —
Z
V
C
Definition
H = Sm–4 · Dm–4 + Dm–4 · Rm–4 + Sm–4 · Rm–4
N = Rm
Z = Rm · Rm–1 · ...... · R0
V = Sm · Dm · Rm + Sm · Dm · Rm
C = Sm · Dm + Dm · Rm + Sm · Rm
H = Sm–4 · Dm–4 + Dm–4 · Rm–4 + Sm–4 · Rm–4
N = Rm
Z = Z' · Rm · ...... · R0
V = Sm · Dm · Rm + Sm · Dm · Rm
C = Sm · Dm + Dm · Rm + Sm · Rm
0
N = Rm
Z = Rm · Rm–1 · ...... · R0
Stores the corresponding bits of the result.
No flags change when the operand is EXR.
C = C' · Dn
C = C' · Dn
C = Dn
C = C' + Dn
C = C' · Dn + C' · Dn
C = Dn
C = C' + Dn
Z = Dn
— —
C = C' · Dn + C' · Dn
853

Advertisement

Table of Contents
loading

Table of Contents