Hitachi H8S/2646 Hardware Manual page 913

Hitachi 16-bit single-chip microcomputer h8s/2646 series
Table of Contents

Advertisement

MBCR—Mailbox Configuration Register
Bit
15
MBCR7
Initial value
0
Read/Write
R/W
Bit
7
MBCR15
Initial value
0
R/W
Read/Write
TXPR—Transmit Wait Register
Bit
15
TXPR7
Initial value
0
Read/Write
R/W
Bit
7
TXPR15
Initial value
0
R/W
Read/Write
14
13
MBCR6
MBCR5
0
0
R/W
R/W
6
5
MBCR14
MBCR13
MBCR12
0
0
R/W
R/W
Mailbox Setting Register
0
1
14
13
TXPR6
TXPR5
0
0
R/W
R/W
6
5
TXPR14
TXPR13
TXPR12
0
0
R/W
R/W
Transmit Wait Register
0
Transmit message idle state in corresponding mailbox
[Clearing condition]
Message transmission completion and cancellation completion
1
Transmit message transmit wait in corresponding mailbox
(CAN bus arbitration)
H'F804
12
11
MBCR4
MBCR3
MBCR2
0
0
R/W
R/W
4
3
MBCR11
MBCR10
0
0
R/W
R/W
Corresponding mailbox is set for transmission
Corresponding mailbox is set for reception
H'F806
12
11
TXPR4
TXPR3
TXPR2
0
0
R/W
R/W
4
3
TXPR11
TXPR10
0
0
R/W
R/W
10
9
MBCR1
0
0
R/W
R/W
2
1
MBCR9
MBCR8
0
0
R/W
R/W
R/W
10
9
TXPR1
0
0
R/W
R/W
2
1
TXPR9
TXPR8
0
0
R/W
R/W
R/W
HCAN
8
1
0
0
HCAN
8
0
0
0
881

Advertisement

Table of Contents
loading

Table of Contents