Table of Contents
Advertisement
• Mailbox (RAM) initialization
As message control/data registers (MCx[x], MDx[x]) are configured in RAM, their initial
values after powering on are undefined, and so bit initialization is necessary. Write 0s or 1s to
the mailboxes. Refer to Mailbox (message control/data (MCx[x], MDx[x])) initial settings in
section 15.3.2, Initialization after Hardware Reset, for details.
576
Advertisement
Table of Contents
