Table of Contents
Advertisement
Figure 20-13 shows the flash memory state transition diagram.
Program mode
Erase mode
RD VF PR ER FLER = 0
Error
occurrence
Error protection mode
RD VF PR ER FLER = 1
Legend
RD: Memory read possible
VF: Verify-read possible
PR: Programming possible
ER: Erasing possible
692
RES = 0 or HSTBY = 0
Error occurrence
(software standby)
Software
standby mode
Software standby
mode release
RD: Memory read not possible
VF: Verify-read not possible
PR: Programming not possible
ER: Erasing not possible
Figure 20-13 Flash Memory State Transitions
Reset or standby
(hardware protection)
RD VF PR ER FLER = 0
RES = 0 or
HSTBY = 0
RES = 0 or
HSTBY = 0
Error protection mode
(software standby)
RD VF PR ER FLER = 1
FLMCR1, FLMCR2, (except bit FLER)
EBR1, EBR2 initialization state
FLMCR1, FLMCR2,
EBR1, EBR2
initialization state
Advertisement
Table of Contents
