Hitachi H8S/2646 Hardware Manual page 1011

PEDDR—Port E Data Direction Register
Bit 7
PE7DDR
Initial value 0
W
Read/Write
PFDDR—Port F Data Direction Register
Bit
PF7DDR
Modes 4, 5, 6
Initial value
Read/Write W
Mode 7
Initial value
Read/Write W
PAPCR—Port A MOS Pull-Up Control Register
Bit 7
PA7PCR
Initial value 0
Read/Write R/W
PBPCR—Port B MOS Pull-Up Control Register
Bit 7
PB7PCR
Initial value 0
Read/Write R/W
6 5
PE6DDR PE5DDR
0 0
W W
Specify input or output for each of the pins in port E
7 6 5
PF6DDR PF5DDR
1 0 0
W W
0 0 0
W W
Specify input or output for each of the pins in port F
6 5
PA6PCR PA5PCR
0 0
R/W R/W
Control the MOS input pull-up function incorporated into port A
6 5
PB6PCR PB5PCR
0 0
R/W R/W
Control the MOS input pull-up function incorporated into port B
H'FE3D
4 3
PE4DDR PE3DDR PE2DDR
0 0
W W
H'FE3E
4 3
PF4DDR PF3DDR PF2DDR
0 0
W W
0 0
W W
H'FE40
4 3
PA4PCR PA3PCR PA2PCR
0 0
R/W R/W
H'FE41
4 3
PB4PCR PB3PCR PB2PCR
0 0
R/W R/W
2 1
PE1DDR PE0DDR
0 0
W
W
2 1
— PF0DDR
0 Undefined
W —
0 Undefined
W —
2 1
PA1PCR PA0PCR
0 0
R/W R/W R/W
2 1
PB1PCR PB0PCR
0 0
R/W R/W R/W
Port
0
0
W
Port
0
0
W
0
W
Port
0
0
Port
0
0
979