Honeywell DDP-416 Instruction Manual page 6

1 -1
1-2
1-3
1-4
2-1
2-la
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-11
2-12
2-13
2-14
2-15
2-16
2-17
2-18
2-19
2-20
2-21
2-22
2-23
2-24
2-25
2-26
2-27
2-28
2-29
2-30
2-31
2-32
2-33
ILLUSTRATIONS
CHAPTER I
DDP-416 General Purpose Computer, Simplified Block Diagram
Basic (Single-Bay} Equipment Enclosure with Control Console Unit
Typical Equipment Bay, Front View
Positioning of Tilt-Out Assemblies
CHAPTER II
Data Word Format, Single-Precision
Data Word Format, Double-Precision
1v1emory Reference Instruction Format
Generic Instruction Format
Input/Output Instruction Format
Shift Instruction Format
Memory Sectors in a 4096-Word Memory
Memory Addressing Flow Chart
Basic Control Flow Chart
Central Processor Unit Data Flow
Sum Network Block Diagram
Summand Selection
Intermediate Functions
Carry Network Simplified Logic
Carry Network Simplified Block Diagram
Sum Formation
Addition Examples
Subtraction Examples
Master Clock Waveforms
Master Clock Waveforms
Timing Level Generator Flow Chart
Phase Register Flow Chart
Clock Timing of Typical Data Transfer
Memory Block Diagram
Interface Timing Requirements
Typical B-H Characteristics
Coincident Current 2-l/2D Selection, Core Memory of 6 Words, 2 Bits
Address Decoding and Selection
Simplified Decoding and Selection Matrix
Regeneration Loop Simplified Diagram
ASR Interface Block Diagram
Input Mode Timing Diagram
Output Mode Timing
Dummy Cycle Timing Diagram
v
1-6
1 -7
1-8
1-9
2-2
2-2
2-3
2-3
2-3
2-4
2-4
2-6
2-8
2-10
2-12
2-13
2-15
2-15
2-16
2-18
2-20
2-20
2-22
2-23
2-24
2-26
2-29
2-30
2-32
2-34
2-35
2-37
2-41
2-44
2-47
2-49
2-51
2-53