Table of Contents
Advertisement
SCFCR2 performs data count resetting and trigger data number setting for the transmit and receive
FIFO registers, and also contains a loopback test enable bit.
SCFCR2 can be read or written to by the CPU at all times.
SCFCR2 is initialized to H'0000 by a power-on reset or manual reset. It is not initialized in
standby mode or in the module standby state.
Bits 15 to 11—Reserved: These bits are always read as 0, and should only be written with 0.
Bits 10 to 8 (SH7750)—Reserved: These bits are always read as 0, and should only be written
with 0.
Bits 10 to 8 (SH7750S)—5765
These bits output the high level to the 5765 signal when the number of received data stored in the
receive FIFO data register (SCFRDR2) exceeds the trigger number, as shown in the table below.
Bit 10: RSTRG2
0
1
Bits 7 and 6—Receive FIFO Data Number Trigger (RTRG1, RTRG0): These bits are used to
set the number of receive data bytes that sets the receive data full (RDF) flag in the serial status
register (SCFSR2).
The RDF flag is set when the number of receive data bytes in SCFRDR2 is equal to or greater than
the trigger set number shown in the following table.
Bit 7: RTRG1
0
1
Note: * Initial value
Rev. 4.0, 04/00, page 584 of 850
5765 Output Active Trigger (RSTRG2, RSTG1, and RSTG0):
5765
5765
Bit 9: RSTRG1
0
1
0
1
Bit 6: RTRG0
0
1
0
1
Bit 8: RSTRG0
0
1
0
1
0
1
0
1
Receive Trigger Number
1*
4
8
14
5765 Output Active Trigger
5765
5765
5765
15
1
4
6
8
10
12
14
(Initial value)
Advertisement
Table of Contents
