Mitsubishi Electric MELSEC Q Series Programming Manual page 178

Motion controller
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

5 SEQUENCE INSTRUCTIONS FOR MOTION CPU
(2) BIN 32-bit division operation (D/)
• Divides BIN 32-bit data designated by (S1) and BIN 32-bit data designated by
(S2), and stores the result in the device designated by (D), (D)+1, (D)+2, (D)+3.
• The division operation result is stored in 64 bits and both the quotient and
remainder are stored.
Quotient ............... Stored at the lower 32 bits ((D), (D)+1).
Remainder .......... Stored at the upper 32 bits ((D)+2, (D)+3).
• Values for and can be designated at between 2147483648 and 2147483647
(BIN 32 bits).
• Judgment whether values for (S1), (S2), (D) and (D)+2 are positive or negative
is made on the basis of the most significant bit (b31).
(Sign is attached to both the quotient and remainder.)
0: Positive
1: Negative
5 - 37

Advertisement

Table of Contents
loading

Table of Contents