Motorola CPU32 Reference Manual page 83

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

Bcc
Operation:
Assembler
Syntax:
Description:
location (PC) + displacement. The PC contains the address of the instruction word of
the Bcc instruction plus two. The displacement is a twos complement integer that rep-
resents the relative distance in bytes from the current PC to the destination PC. If the
8-bit displacement field in the instruction word is zero, a 16-bit displacement (the
word immediately following the instruction) is used. If the 8-bit displacement field in
the instruction word is all ones ($FF), the 32-bit displacement (long word immediately
following the instruction) is used. Condition codes are specified as follows:
cc
Name
CC
Carry Clear
CS
Carry Set
EQ
Equal
GE
Greater or Equal
GT
Greater Than
HI
High
LE
Less or Equal
Condition Codes:
Not affected.
Instruction Format:
15
14
13
0
1
1
CPU32
REFERENCE MANUAL
Branch Conditionally
If (condition true) then PC+ d → PC
Bcc 〈label〉Attributes:
Size = (Byte, Word, Long)
If the specified condition is true, program execution continues at
Code
Description
0100
C
0101
C
0111
Z
N •V; N • V
1100
1110 N • V • Z; N • V • Z PL
C • Z
0010
Z; N • V; N • V
1111
12
11
10
9
0
CONDITION
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = $00
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = $FF
INSTRUCTION SET
cc
Name
LS
Low or Same
LT
Less Than
MI
Minus
N
Not Equal
E
Plus
V
Overflow Clear
C
VS
Overflow Set
8
7
6
5
8-BIT DISPLACEMENT
Bcc
Code
Description
0011
C; Z
N • V; N • V
1101
1011
N
0110
Z
1010
N
1000
V
1001
V
4
3
2
1
MOTOROLA
0
4-35

Advertisement

Table of Contents
loading

Table of Contents