Motorola CPU32 Reference Manual page 146

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

MOVEC
Operation:
Assembler
Syntax:
Attributes:
Description:
ified general register (Rn), or copies the contents of the specified general register to
the specified control register. MOVEC is always a 32-bit transfer even though the con-
trol register may be implemented with fewer bits. Unimplemented bits are read as
zeros.
Condition Codes:
Not affected.
Instruction Format:
15
14
13
0
1
0
A/D
REGISTER
Instruction Fields:
dr field — Specifies the direction of the transfer:
0 — Control register to general register.
1 — General register to control register.
A/D field — Specifies the type of general register:
0 — Data register.
1 — Address register.
Register field — Specifies the register number.
Control Register field — Specifies the control register.
Hex
000
001
800
801
Any other code causes an illegal instruction exception.
MOTOROLA
4-98
Move Control Register
(Privileged Instruction)
If supervisor state
then Rc → Rn or Rn → Rc
else TRAP
MOVEC Rc, Rn
MOVEC Rn, Rc
Size = (Long)
Moves the contents of the specified control register (Rc) to the spec-
12
11
10
9
0
1
1
1
Control Register
Source Function Code (SFC)
Destination Function Code (DFC)
User Stack Pointer (USP)
Vector Base Register (VBR)
INSTRUCTION SET
8
7
6
5
0
0
1
1
CONTROL REGISTER
MOVEC
4
3
2
1
1
1
0
1
CPU32
REFERENCE MANUAL
0
dr

Advertisement

Table of Contents
loading

Table of Contents