Motorola CPU32 Reference Manual page 66

Hide thumbs Also See for CPU32:
Table of Contents

Advertisement

ADD
Effective Address Field — Determines addressing mode:
If the location specified is a source operand, all addressing modes are allowed as
shown:
Addressing Mode
Dn
An*
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
*Word and long word only
If the location specified is a destination operand, only memory alterable addressing
modes are allowed as shown:
Addressing Mode
Dn
An
(An)
(An) +
– (An)
(d
, An)
16
(d
, An, Xn)
8
(bd, An, Xn)
NOTES:
1. Dn mode is used when destination is a data register. Destination 〈ea〉 mode is invalid for a data register.
2. ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is
immediate data. Most assemblers automatically make this distinction.
MOTOROLA
4-18
Mode
Register
000
Reg. number: Dn
001
Reg. number: An
010
Reg. number: An
011
Reg. number: An
100
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
Mode
Register
010
Reg. number: An
011
Reg. number: An
100
Reg. number: An
101
Reg. number: An
110
Reg. number: An
110
Reg. number: An
INSTRUCTION SET
Add
Addressing Mode
(xxx).W
(xxx).L
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
Addressing Mode
(xxx).W
(xxx).L
#〈data〉
(d
, PC)
16
(d
, PC, Xn)
8
(bd, PC, Xn)
ADD
Mode
Register
111
000
111
001
111
100
111
010
111
011
111
011
Mode
Register
111
000
111
001
CPU32
REFERENCE MANUAL

Advertisement

Table of Contents
loading

Table of Contents